体育365网址

Power Efficiency

Unrivaled System-level Power Reduction

Overview

Through careful selection of silicon process and power-conscious architecture design, Xilinx devices deliver power efficiency across all product portfolios, including Spartan-6, 7 series, UltraScale™, and UltraScale+™ FPGAs, and SoCs. With each generation, Xilinx broadens its power reduction capabilities, ranging from process enhancements, architectural innovations, aggressive voltage scaling strategies, and advanced software optimization strategies. More detail on portfolio-specific capabilities, silicon process advantages, and benchmark comparisons are shown below. Power estimation, thermal models, full software support, and demonstration boards are publically available for all families.

UltraScale+ FPGAs

Based on a high performance, low-power semiconductor process (TSMC 16nm FinFET+), the UltraScale+ device families delivers up to 60% overall device-level power savings over 7 series FPGAs and SoCs. Architectural enhancements include:

  • Hardware-based clock gating
  • Hardened BRAM cascading
  • DSP block efficiencies
  • Power-optimized transceivers

体育365网址Through architectural innovation and a dual-voltage operation of the primary core fabric, UltraScale+ families more than double the performance-per watt-capabilities of 7 series families by realizing power reductions while improving overall performance.

  7 Series
(28nm)
VNOM
UltraScale
(20nm)
VNOM
UltraScale+
(16nm)
VNOM
UltraScale+
(16nm)
VLOW
Operating Voltage (VCCINT) 1V 0.95V 0.85V 0.72V
Normalized Facric Performance 1.0x 1.2x 1.6x 1.2x
Normalized Total Power 1.0x 0.7x 0.8x 0.5x
Performance/Watt 1.0x 1.7x 2x 2.4x

Zynq UltraScale+ MPSoCs

体育365网址In addition to all the power reducing capabilities of UltraScale+ FPGA logic, Zynq UltraScale+ MPSoCs utilize multiple power islands and domains within the processing system for coarse-grain and fine-grain dynamic power gating to continually adjust power consumption to performance demands, lowering overall device power.

UltraScale FPGAs

体育365网址Based on a low-power 20nm semiconductor process coupled with significant static and power gating, UltraScale FPGA families deliver up to 40% overall device-level power savings compared to 7 series FPGAs. Architectural enhancements shared with UltraScale+ devices include

  • Hardware-based clock gating
  • Hardened BRAM cascading
  • DSP block efficiencies
  • Power-optimized transceivers
  7 Series
(28nm)
VNOM
UltraScale
(20nm)
VNOM
UltraScale+
(16nm)
VNOM
UltraScale+
(16nm)
VLOW
Operating Voltage (VCCINT) 1V 0.95V 0.85V 0.72V
Normalized Facric Performance 1.0x 1.2x 1.6x 1.2x
Normalized Total Power 1.0x 0.7x 0.8x 0.5x
Performance/Watt 1.0x 1.7x 2x 2.4x

7 Series FPGAs & Zynq-7000 Programmable SoCs

体育365网址As the only 28nm FPGAs and SoCs fabricated on a high-performance, low-power process (28HPL), 7 series devices offer up to 50% total power reduction over previous generation families and superior performance per watt compared to competing 28nm solutions. Architectural and block-level innovations include:

  • Dynamic Function eXchange for static power savings
  • Multi-mode I/O control
  • Intelligent clock gating
  • Power binning and voltage scaling

View competitive benchmark summaries as well as detailed benchmark process.

Power Delivery Solutions

Optimized Power Delivery Solutions

体育365网址Power management requirements are diverse and often unique to a specific use case. As a result, no single power management design can provide the optimal solution. Xilinx partners with the industry’s leading power management companies (list below) to provide a variety of reference designs mapping to common use cases, as well as overall guidance on the power supply requirements of Xilinx products  

Reference Designs

Below you will find a selection of reference designs developed together with some of our power management partners. Designs are grouped by product family, however, many of these reference designs can be easily modified and applied to other product families. Please contact our partners for additional information and guidance in relation to any designs shown below.

Vendor Reference Design ACAP Series Target Device
AI Core, Prime VC1902, VM1802
AI Core, Prime VC1902,
VM1802
Contact ADI
AI Core, Prime VC1902,
VM1802
  AI Core, Prime VC1902,
VM1802
AI Core, Prime VC1902,
VM1802

Coming Soon
AI Core, Prime VC1902,
VM1802
Vendor Reference Design Target Device(s) Analog Rails
ZU21DR -ZU29DR LDOs
ZU21DR - ZU29DR Switching Regulators -Modules
ZU21DR - ZU29DR Switching Regulators - Discrete
Vendor Reference Design Target Device(s)
(use case 1, 2, 3) ZU2 - ZU9
 (use case 4)1 ZU2-ZU19
(use case 2)1 ZU9EG, ZU15EG
(use case 1,2,3,4)1 ZU2 – ZU5
(use case 1,2,3,4)1
ZU2 – ZU19
(use case 1)1 ZU2 (CG & EG), ZU3 (CG & EG)
(use case 2)1 ZU11EG, ZU15EG, ZU17EG, ZU19EG
(use case 1)1 ZU2 - ZU19

Note 1: For more information on Zynq UltraScale+ device use-cases, please see the Power Supply Consolidation Solutions for Zynq UltraScale+ MPSoCs section of  UG583.

Vendor Reference Design Target Device(s)
Xilinx VCU128 Eval Board
Area optimized module based solution for Kintex UltraScale+
Scalable module based solution for Virtex UltraScale+
Scalable module based solution for Virtex UltraScale+

1体育365网址VCU128 power solution can be scaled to meet the power requirements of VU19P.

Vendor Reference Design Target Device(s)
KU040
Kintex UltraScale
Virtex UltraScale
Kintex UltraScale
XQRKU060

VU095,VU125,VU160,VU190

Vendor Reference Design Target Device(s)
7Z007S
Up to ZC7020
All Zynq-7000
ZC7010, ZC7020
ZC7035, ZC7040
ZC7020
ZC7020
NXP ZC7020
ZC7020

ZC7100

All Zynq-7000
Vendor Reference Design Target Device(s)
All Artix-7
All Artix-7
A35T

A35T

All Artix-7
Vendor Reference Design Target Device(s)
S6 - S100
S6 - S100
All Spartan-7
All Spartan-7

Note: All solutions are the responsibility of the specific power vendor. Please check with the appropriate power vendor for additional information, e.g., availability.

Webinars and App Notes

Type Vendor Description Target Devices
Webinar Zynq UltraScale+, Zynq-7000, Kintex UltraScale
Zynq Ultrascale+ RFSoC
How to rapidly design the power supply rails of Xilinx FPGAs & SoCs Spartan-7, Artix-7 & Zynq-7000
App Note On Semiconductor Zynq UltraScale+ MPSoC
Zynq UltraScale+ RFSoC
Zynq Ultrascale+ MPSoC

Power Management Companies

  • Analog Devices/

Distribution Partner

Featured Power Design

Documentation

Documentation

Default Default Title Document Type Date
Tools

Power Efficiency

体育365网址Xilinx provides best-in-class tools to estimate pre-implementation power consumption, optimize for lowest power at every design stage, and provide extensive analysis for user-guided optimization. Below are a variety of power-related and Xilinx industry-leading hardware and software-based tools for designers to get started today.

Training & Support
Video

Featured Videos


All Videos